Design Verification - Learning and References Materials
FREE
/CourseBundles(56714)/3973980-3.png)
Course Overview
Schedule of Classes
Course Curriculum
2 Subjects
Design Verification - Learning Materials
37 Learning Materials
Foundation Course Materials
Digital Design Slides
CMOS Devices and Technology Slides
Verilog HDL Slides
Linux Essentials Basics and GVIM
Commands List
Commands List
Theory Materials - System Verilog (SV)
Module 1 Introduction to ChipEdge Verification Course
Module 2 System Verilog Data Types
Module 3 SystemVerilog Interfaces
Module 4 System Verilog OOPs
Module 5 Randomization
Module 7 Assertions
Module 6 Inter-process Communication
Module 8 Coverage
Theory Materials - Universal Verification Methodology (UVM)
Module 9 Introduction to UVM
Module 10 UVM PHASES
Module 11 TLM
Module 12 Factory Registration and Methods
Module 13 Construction of UVC
Module 14 UVM_RAL
Module 15 Advanced UVM Concepts
Module 16_Python
Lab Manuals - Verilog
Verilog_command_reference_Manual
Verilog_Lab1_Manual
Verilog_Lab2_Manual
Lab Manuals - System Verilog (SV)
Module 1 System Verilog Data Types Lab Manual
Module 2 Interfaces Lab Manual
Module 3 System Verilog OOPS Lab Manual
Module 4 Randomization Lab Manual
Module 5 Interprocess Communication Lab Manual
Module 6 Assertion Lab Manual
Module 7 Coverage Lab Manual
APB Lab Manual - SV
Lab Manuals - Universal Verification Methodology (UVM)
UVM Lab Manuals
APB Lab Manual -UVM
Project Documents - APB & AXI 4 Lite Protocol
APB protocol
AXI4 Lite
AXI_4_Lite_lab_guide_uvm
Design Verification - Reference materials
3 Learning Materials
Reference Book
5_6233533671614186243
book_systemverilog_for_verification
SystemVerilog_lrm
Course Instructor
Kowshika
33 Courses • 473 Students
DV Team
2 Courses • 111 Students
Trainer
1 Courses • 35 Students
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy